Outline
• Project scope and requirements.
• Alpha version -FPSC HW elements.
-FPSC SW elements. • ATCA based solution (IST) presented by B. Goncalves (2) (3) (4) • PCIe based solution (CIEMAT/UPM) • The essential "functional requirements" of FPSC to be solved in this project are:
-To provide high rate data acquisition, preprocessing, archiving and efficient data distribution among the different FPSC software modules (functional elements). -To interface with the networks (PON, TCN, SDN, streaming/archiving) -To implement the FPSC software using RHEL and EPICS. The system setup and operation must be done using EPICS process variables and the functional elements must be interfaced using EPICS asyn layer.
-To use COTS solutions.
• Restrictions at the project beginning 
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FPSC software elements Main features of FPSC software-Alpha Version
• ADQ parameters are controlled-changed using PVs (also during the pulse):
-Sampling rate and block size for FlexRIO device.
-Decimation factor and modes for EPICS monitoring
• FPSC State machine control and status using PVs: start/stop, memory used, CPU load, etc.
• Acquired data can be sent to streaming, monitoring with EPICS, real time processing with CPU and GPU using EPICS «FANOUT PVs».
• Preprocessing algorithm can be dynamically selected using PVs. 
Results & Conclusions for Alpha version
• Implementation of a FPSC devoted to data acquisition following main ITER requirements:
-Data acquisition using FPGA DAQ devices with IEEE1588 hardware timestamping (PXI-6682).
• Sampling rate limited by time-stamping method (≈100kS/s per channel). -System DAQ parameters controlled by EPICS PVs (changed dynamically during the PULSE) -Data movement and distribution controlled by EPICS PVs.
• Data flow controlled by EPICS . -Streaming/archiving capabilities implemented with NETCDF. -Preprocessing algorithms controlled by EPICS PVs and executed in the local processor and/or the GPU. -Integration with EPICS CODAC CORE SYTEM V1.1.
• LabVIEW based tools (RT/FPGA) were a good choice for quick prototyping, modeling, and testing in a short period of time (3 months).
FPSC PXIe form factor: objectives for beta version
• Hardware:
-Use of COTS hardware (PXI chassis with external controller, timing modules, DAQ using FlexRIO) -Integration of the GPU in the controller. -Integration in an ITER standard cubicle.
• Software:
-Use of CODAC Core System V2 (RHEL 5.5 64 bits) -Use of EPICS base 3.14.12 and Asyndriver 4.16 -FPSC software has to include different "functional elements" in its architecture: EPICS monitoring, data preprocessing, data acquisition with FPGA solutions (asyn NI-RIO driver), remote archiving, etc. -FPSC software implementation must be totally integrated with both EPICS and asynDriver technologies. -FPSC software has to move the data acquired (at high sampling rates) with good performance and reasonable resources (no more than 50% CPU load). -FPSC core software has to manage different data types -FPSC core software has to provide fault tolerant mechanisms for data movement.
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• Model based on:
-Concurrent "functional elements" (threads).
-Very efficient data block transmission among threads, avoiding not only locks but also memory allocations and interrupts. -Data transmission based on data blocks that encapsulate any data type. -Completely integrated with EPICS and asynDriver.
-Data movement based on standard "epicsRingBuffer" elements (included in EPICS base distribution). 
Data Processing and Distribution
• The core of FPSC software (the DPD) allows for:
-Moving data with very good performance.
-Integrating all the functional elements (EPICS monitoring, Data processing, Data Acquisition, Remote archiving, etc). -Having a code completely based on the standard asynDriver.
-Full compatibility with any type of required data. • DPD enables to configure the data routing at configuration-time or even at run-time (to implement fault tolerant solutions).
EPICS IOC
• DPD provides a common set of EPICS PVs for the several functional elements and their respective links.
• DPD provides on-line measurements of both throughputs and buffer occupancy in the links.
• DPD implements an optional multi-level buffering (memory, disk) backup solution for any link of the system.
Example of functional block: Asyn FPGA NI-RIO
• Standard asyn driver for acquiring data using NI-RIO devices.
-Int32, arrayfloat32 (DMA channels with waveforms)
• Implementation of a generic model to interface asyn driver with NI-RIO FPGA.
-General guidelines for modeling the implementation of the RIO device code using LabVIEW/FPGA. -Standardization of information included in the DMA channels.
EPICS IOC
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